blob: 87cf38262814ed1f7a2b7e968ac558fd9bdda9e0 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
|
#ifndef CPU_ATOMIC_SWAP_A_H
#define CPU_ATOMIC_SWAP_A_H
#include <util/mutex.h>
/// https://stackoverflow.com/questions/16329123/use-of-strexeq-instead-of-strex-for-spinlock-implementation-in-arm
/// https://elixir.bootlin.com/linux/v4.9/source/arch/arm/include/asm/spinlock.h
/// https://elixir.bootlin.com/linux/v4.9/source/arch/arm/include/asm/spinlock_types.h#L23
/// https://www.cs.uic.edu/~jbell/CourseNotes/OperatingSystems/3_Processes.html
/// https://developer.arm.com/documentation/dht0008/a/arm-synchronization-primitives/practical-uses/implementing-a-semaphore?lang=en
static inline void atm_lock(unsigned long pid, unsigned long* addr)
{
unsigned long tmp, current_lock_value;
asm volatile(
"1: clrex\n"
" ldrex %0, [%3]\n"
" cmp %0, #0\n"
" wfene\n"
" strexeq %1, %2, [%3]\n"
" teq %1, #0\n"
" bne 1b\n"
" dmb"
: "=&r" (current_lock_value), "=&r" (tmp)
: "r" (pid), "r" (addr)
: "cc", "memory");
}
static inline void atm_release(unsigned long* addr)
{
unsigned long cleared = NULL_PID;
asm volatile(
" dmb\n"
" str %0, [%1]\n"
" dsb\n"
" sev"
:: "r" (cleared), "r" (addr)
: "cc", "memory");
}
#endif
|
