blob: e244cc9a191174d9251af4f889ac712d265b0f89 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
|
#ifndef CPU_IRQ_H
#define CPU_IRQ_H
#define UART_IRQ 0
#define SYS_TIMER_0_IRQ 1
#define SYS_TIMER_1_IRQ 2
#define SYS_TIMER_2_IRQ 3
#define SYS_TIMER_3_IRQ 4
#define GPIO_BANK_1_IRQ 5
#define GPIO_BANK_2_IRQ 6
#define LOCAL_TIMER_IRQ 7
#define MAX_IRQS LOCAL_TIMER_IRQ+1
struct IrqEntry {
void* handler;
void* handler_info;
};
struct UartInfo {
unsigned long priority;
};
struct SysTimerInfo {
unsigned long tick_rate;
unsigned long priority;
void* arg;
};
struct GPIOInfo {
unsigned long pin;
unsigned long priority;
};
static inline void enableirq(void)
{
asm volatile("cpsie i");
}
static inline void disableirq(void)
{
asm volatile("cpsid i");
}
static inline void enablefiq(void)
{
asm volatile("cpsie f");
}
static inline void disablefiq(void)
{
asm volatile("cpsid f");
}
unsigned long c_irq_handler(void);
unsigned long c_fiq_handler(void);
void subscribe_irq(unsigned long irq_num, void* handler, void* handler_info);
void unsubscribe_irq(unsigned long irq_num);
#endif
|
