1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
|
// To keep this in the first portion of the binary.
.section ".text.boot"
// Make _start global.
.globl _start
.include "macros.inc"
_start:
reset:
cpsid aif
// disable core0,1,2.
mrc p15, #0, r1, c0, c0, #5
and r1, r1, #3
cmp r1, #1
beq core1run
cmp r1, #2
beq core2run
cmp r1, #3
bge core3run
init_core 0
// Clear out bss.
ldr r4, =__bss_start
ldr r9, =__bss_end
mov r5, #0
mov r6, #0
mov r7, #0
mov r8, #0
b 2f
1: // store multiple at r4.
stmia r4!, {r5-r8}
2: // If we are still below bss_end, loop.
cmp r4, r9
blo 1b
// Clear mailboxes
mov r4, #0
ldr r5, =mbox_core0
str r4, [r5]
ldr r5, =mbox_core1
str r4, [r5]
ldr r5, =mbox_core2
str r4, [r5]
ldr r5, =mbox_core3
str r4, [r5]
// Call kernel_main
ldr r3, =kernel_main
blx r3
core1run:
init_core 1
b io_halt
core2run:
init_core 2
b io_halt
core3run:
init_core 3
b io_halt
.globl io_halt
io_halt:
wfi
b io_halt
.align 5
vector:
ldr pc, reset_handler
ldr pc, undefined_handler
ldr pc, svc_handler
ldr pc, prefetch_handler
ldr pc, data_handler
ldr pc, unused_handler
ldr pc, irq_handler
ldr pc, fiq_handler
reset_handler: .word reset
undefined_handler: .word undefined
svc_handler: .word svc
prefetch_handler: .word prefetch
data_handler: .word data
unused_handler: .word io_halt
irq_handler: .word irq
fiq_handler: .word fiq
.section .data
mbox_core0: .word 0
mbox_core1: .word 0
mbox_core2: .word 0
mbox_core3: .word 0
.section .bss.estacks
.align 4
.space 4096
undefined_stack_core0:
.space 4096
svc_stack_core0:
.space 4096
data_stack_core0:
.space 4096
irq_stack_core0:
.space 4096
fiq_stack_core0:
.space 4096
sys_stack_core0:
.space 4096
undefined_stack_core1:
.space 4096
svc_stack_core1:
.space 4096
data_stack_core1:
.space 4096
irq_stack_core1:
.space 4096
fiq_stack_core1:
.space 4096
sys_stack_core1:
.space 4096
undefined_stack_core2:
.space 4096
svc_stack_core2:
.space 4096
data_stack_core2:
.space 4096
irq_stack_core2:
.space 4096
fiq_stack_core2:
.space 4096
sys_stack_core2:
.space 4096
undefined_stack_core3:
.space 4096
svc_stack_core3:
.space 4096
data_stack_core3:
.space 4096
irq_stack_core3:
.space 4096
fiq_stack_core3:
.space 4096
sys_stack_core3:
|
