aboutsummaryrefslogtreecommitdiff
path: root/src/drivers/uart.c
blob: 41ce10e75156ad6f3d70a821af79e5128879f80f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
#include <drivers/uart.h>
#include <lib/kmem.h>
#include <lib/strings.h>
#include <sys/core.h>
#include <sys/schedule.h>
#include <symbols.h>

#define UART_BUFFER_SIZE 0x100
struct UartBuffer {
	char buffer[UART_BUFFER_SIZE];
	unsigned long roffset;
	unsigned long woffset;
} ubuffer;

void uart_init(void)
{
	ubuffer.roffset = 0;
	ubuffer.woffset = 0;

	// Disable UART0
	store32(0x0, UART0_CR);
	// Setup GPIO on pin 14 and 15
	store32(0x0, GPPUD);
	delay(150);
	store32((1 << 14) | (1 << 15), GPPUDCLK0);
	delay(150);
	store32(0x0, GPPUDCLK0);
	// Clear pending interrupts
	store32(0x7FF, UART0_ICR);
	// Set to 3Mhz
	store32(1, UART0_IBRD);
	store32(40, UART0_FBRD);
	// Enable FIFO and 8 bit transmission
	store32((1<<4)|(1<<5)|(1<<6), UART0_LCRH);
	// Mask all interrupts
	store32((1<<1)|(1<<4)|(1<<5)|(1<<6)|(1<<7)|(1<<8)|(1<<9)|(1<<10), UART0_IMSC);
	// Enable UART0
	store32((1<<0)|(1<<8)|(1<<9), UART0_CR);
}

// s = zero-terminated string
void* uart_print(char* s)
{
	char* ptr = s;
	while (1) {
		if (*ptr == 0)
			break;
		ubuffer.buffer[ubuffer.woffset] = *ptr;
		if ((ubuffer.woffset+1)%UART_BUFFER_SIZE == ubuffer.roffset)
			return ptr;
		ubuffer.woffset++;
		ubuffer.woffset %= UART_BUFFER_SIZE;
		ptr += 1;
	}
	add_thread(uart_flush, 0, 5);
	return 0;
}

void uart_flush(void)
{
	while (ubuffer.roffset != ubuffer.woffset) {
		uart_char(ubuffer.buffer[ubuffer.roffset++]);
		ubuffer.roffset %= UART_BUFFER_SIZE;
	}
}

void uart_10(unsigned long val)
{
	char* dptr = u32_to_str(val);
	uart_string(dptr);
	kfree(dptr);
}

void uart_hexn(unsigned long c_val)
{
	uart_hex(c_val);
	uart_char('\n');
}