aboutsummaryrefslogtreecommitdiff
path: root/src/lib/mmu.S
blob: faca3cc72180c246ca101b60dec7a9a6c6e580ad (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
.section .text
.globl mmu_start
mmu_start:
	mov r2, #0
	// Invalidate Caches
	mcr p15,0,r2,c7,c1,6 
	// Invalidate TLB entries
	mcr p15,0,r2,c8,c7,0 
	// Data synchronisation barrier
	mcr p15,0,r2,c7,c10,4 

	// Set all domains to 0b11
	mvn r2, #0
	bic r2, #0xC
	mcr p15,0,r2,c3,c0,0

	// Set the translation table base address (remember to align 16 KiB!)
	mcr p15,0,r0,c2,c0,0
	mcr p15,0,r0,c2,c0,1
	mov r3, #0
	mcr p15,0,r3,c2,c0,2

	// Set the bits mentioned above
	mrc p15,0,r2,c1,c0,0
	orr r2,r2,r1
	mcr p15,0,r2,c1,c0,0
	bx lr

.globl mmu_stop
mmu_stop:
	mrc p15,0,r2,c1,c0,0
	bic r2,#0x1000
	bic r2,#0x0004
	bic r2,#0x0001
	mcr p15,0,r2,c1,c0,0
	bx lr

.globl tlb_invalidate
tlb_invalidate:
	mov r2, #0
	// Invalidate Entries
	mcr p15, 0, r2, c8, c7, 0
	// DSB
	mcr p15, 0, r2, c7, c10, 4
	bx lr